Lead Verification Engineer
Astera Labs
$160,000 - $200,000 / year
Need a reasonable accommodation to apply or interview? Contact us.
JobMinglr uses automated technology to recommend jobs based on profile information and job preferences. Match Score does not determine eligibility for a position, prevent a user from viewing or applying to a job, or make hiring decisions on behalf of an employer.
Description
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
As a Technical Lead on Verification at Astera Labs, you will be responsible for verifying the firmware and microcontroller subsystems for Astera Labs’ SoC and system products. In this role, you will play a key part in ensuring the quality and reliability of firmware by using both white-box and black-box testing methodologies. You will work closely with the firmware development team to build and execute test cases for specific components, identify bugs, and verify the overall implementation. This role will focus on validating firmware for high-speed interfaces in data center, server, and networking applications.
Key Responsibilities
- Develop and execute test plans for firmware verification using white-box testing methodologies at the component level (e.g., PCIe, UART, SPI).
- Review code, identify bugs, and thoroughly test various firmware levels, including PHY, PCIe, and security features.
- Collaborate with the development team to ensure proper verification of hardware-software (HW-SW) interfaces on complex SoCs.
- Create automated test scripts using Python and manage test environments to ensure efficiency and accuracy in testing.
- Work with system-level validation and QA teams to ensure comprehensive testing of the entire product lifecycle.
Basic Qualifications
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or Computer Science (Master's preferred).
- +10 years of experience in firmware verification or development for SoC/silicon products.
- Proficiency in C and Python programming with experience in developing component-level test cases for firmware verification.
- Strong understanding of white-box testing methodologies, with experience in testing lower-level firmware components.
- Hands-on experience with server, storage, and/or networking equipment (e.g., PCIe/Ethernet Switches).
- Familiarity with high-speed interfaces and IP blocks such as PCIe Controllers, DDR Controllers, NVMe, AMBA/AHB interfaces, and on-chip memory.
- Experience working in software/firmware build environments (gcc/Make, GitHub) and test automation tools like Python.
Preferred Qualifications
- Experience developing or testing embedded firmware for high-speed interface products (e.g., PCIe, Ethernet).
- Familiarity with industry standards such as NIST, Open Compute Project, and DMTF.
- Knowledge of secure software, including cryptography, authentication, and common software vulnerabilities.
Salary range is $160,000 to $200,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Benefits
- bonus
About this role
Astera Labs is seeking a Technical Lead on Verification to own firmware quality for the company's SoC and system products used in AI infrastructure. You'll design and execute test plans for firmware components across high-speed interfaces like PCIe, UART, and SPI, working at both the component and system levels. This role bridges firmware development and QA, requiring you to review code, identify bugs, collaborate closely with the development team on hardware-software integration, and build automated test environments using Python.
The position demands substantial depth: at least ten years in firmware verification or SoC development, strong proficiency in C and Python, and hands-on familiarity with server, storage, and networking equipment. You should have a solid grasp of white-box testing methodologies and experience with the low-level firmware components and high-speed IP blocks that power data center products. A background in embedded firmware for interfaces like PCIe or Ethernet is valued, as is knowledge of security practices and relevant industry standards.
Based in San Jose with an in-office requirement, this full-time role offers a salary range of $160,000 to $200,000 plus discretionary bonus and benefits. It suits someone with deep verification expertise who wants to lead quality efforts on cutting-edge connectivity infrastructure at a public company.
How this employer is doing
average
- H1B: Sponsors Visas
- Financial News
- Sponsors Visas
In the news
Astera Labs stock may move 11% on Nov. 3 earnings report, Investing.com
This role's local market on JobMinglr
Pay for this role
$160,000 to $200,000 per year
That is the employer's posted range, and where you land in it is usually decided in one conversation. Before that conversation, run the numbers: analyze an offer for this role.
Before you apply, worth reading
How JobMinglr reads this job
Every listing here is scored against your profile before you apply: skills overlap, experience level, location and work arrangement, each weighted and explained. You see the score and the reasons, not just a list. How the matching works.