Skip to main content
← Back to search
AL

Senior System Validation Engineer

Astera Labs

Salary not disclosed

Tel Aviv-Yafo, Tel Aviv District, IsraelTemporaryOn-siteProficient

Need a reasonable accommodation to apply or interview? Contact us.

JobMinglr uses automated technology to recommend jobs based on profile information and job preferences. Match Score does not determine eligibility for a position, prevent a user from viewing or applying to a job, or make hiring decisions on behalf of an employer.

Description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Senior System Validation Engineer
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ technologies with the company’s COSMOS software suite to enable scalable, high-performance AI infrastructure. Discover more at www.asteralabs.com.
Overview:
Astera Labs is seeking a motivated Senior System Validation Engineer to join our growing post-silicon validation team in Israel and support next-generation connectivity products for AI and data-center applications.
In this role, you will perform system-level post-silicon validation, characterization, and debug across silicon, hardware, firmware, and software. You will support silicon bring-up and PVT/corner testing, develop and execute functional and system validation tests, analyze results, and work with cross-functional teams to identify and resolve complex system issues.
This is a highly hands-on lab position. The primary location is Haifa, with temporary support at the Ramat Gan lab as needed.
Key Responsibilities:
  • Develop and execute post-silicon functional and system validation from silicon bring-up through production readiness.
  • Run PVT, silicon corner, stress, characterization, and qualification testing across a wide range of operating conditions.
  • Develop validation tests to verify functionality, performance, stability, power, and operating margins.
  • Debug issues across silicon, hardware, firmware, drivers, and system software.
  • Validate high-speed interfaces such as PCIe, CXL, Ethernet/SerDes, and DDR, as well as common system interfaces.
  • Develop Python scripts and automation to improve validation coverage, regression, and test efficiency.
  • Analyze validation data, identify issues and trends, and drive problems to root cause and closure.
  • Work closely with hardware, architecture, firmware, software, design, and DV teams to investigate and resolve issues.
  • Support the transition of new silicon from initial bring-up to a qualified, production-ready product.
  • Operate system platforms and laboratory equipment to support validation and debug.
  • Document test results, issues, root cause, and recommendations and communicate findings clearly.
Basic Qualifications:
  • B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • 6+ years of experience in post-silicon, system, hardware, or product validation.
  • Hands-on experience with SoC/silicon bring-up, functional validation, and system-level debug.
  • Experience developing and executing validation plans, test cases, and characterization experiments.
  • Strong Python scripting and test automation skills.
  • Strong hardware debugging, analytical, and problem-solving skills with the ability to work independently.
  • Experience debugging issues across hardware, firmware, and software.
  • Experience validating high-speed interfaces such as PCIe, Ethernet, SerDes, CXL, or DDR.
  • Hands-on experience working in a hardware or system validation laboratory.
  • Strong communication and cross-functional collaboration skills.
Preferred Qualifications:
  • Experience with PVT validation, silicon corner testing, characterization, qualification, and margin analysis.
  • Experience with server, storage, networking, or AI infrastructure products.
  • Familiarity with PCIe/CXL architecture and high-speed SerDes technologies.
  • Experience with oscilloscopes, BERTs, protocol analyzers, traffic generators, or similar lab equipment.
  • Working knowledge of Python, firmware, Linux, and system-level software debugging.
  • Experience developing automated validation and regression environments.
  • Familiarity with Git and software development practices.
  • Experience with pre-silicon validation, emulation, or hardware prototyping.
  • Experience with system performance, throughput, latency, power, and stability testing.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

About this role

Astera Labs is building the connectivity backbone for AI infrastructure, and this role sits at the critical intersection of silicon validation and production readiness. As a Senior System Validation Engineer, you'll own post-silicon validation for next-generation connectivity products, working hands-on across silicon, hardware, firmware, and software to move products from initial bring-up through qualification. The work spans functional testing, PVT and corner characterization, high-speed interface validation (PCIe, CXL, Ethernet, DDR), and systematic debug—with a strong emphasis on automation and data-driven problem-solving. You'll collaborate closely with architecture, design, and software teams to identify root causes and drive issues to closure.

This is a lab-intensive role based primarily in Haifa with temporary support needed in Ramat Gan. The position requires six or more years of hands-on post-silicon and system validation experience, strong Python scripting for test automation, and proven ability to debug complex issues across the full stack. Experience validating high-speed interfaces and familiarity with lab equipment like oscilloscopes and protocol analyzers are essential. The role suits someone who thrives in technical depth, works independently, and communicates findings clearly across teams.

Note that this is a temporary position, so clarity on contract length and renewal potential would be worth confirming with the hiring team.

How this employer is doing

average

  • H1B: Sponsors Visas
  • Financial News
  • Sponsors Visas

This role's local market on JobMinglr

Pay for this role

The employer didn't post a pay range for this role. That usually means pay is set in negotiation, which favors whoever arrives with numbers. Check ranges on comparable Senior System Validation Engineer postings in Tel Aviv-Yafo Tel Aviv District, and analyze any offer before you accept it.

How JobMinglr reads this job

Every listing here is scored against your profile before you apply: skills overlap, experience level, location and work arrangement, each weighted and explained. You see the score and the reasons, not just a list. How the matching works.