Principal Emulation Engineer
Astera Labs
$207,000 - $230,000 / year
Need a reasonable accommodation to apply or interview? Contact us.
JobMinglr uses automated technology to recommend jobs based on profile information and job preferences. Match Score does not determine eligibility for a position, prevent a user from viewing or applying to a job, or make hiring decisions on behalf of an employer.
Description
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Principal Emulation Engineer — San Jose, CA
Role Overview
As a Principal Emulation Engineer, you will build and operate emulation environments that let verification teams stress-test complex ASICs before silicon. You’ll partner closely with design, verification, firmware, and systems engineers to model hardware-software interactions, exercise high-speed protocols, and isolate issues across RTL, transactors, test environments, and code. Your hands-on leadership will turn difficult debug problems into actionable fixes and improve confidence in each product milestone.
Astera Labs is accelerating the infrastructure behind AI by delivering purpose-built connectivity solutions for rack-scale systems. In this role, you’ll help validate the switching, PCIe, Ethernet, memory, and storage interfaces that connect the compute fabric—enabling faster bring-up, stronger interoperability, and more reliable platforms as the company scales.
Key Responsibilities
- Emulation and Prototyping
- Architect, build, and maintain emulation environments for complex ASICs and SoCs.
- Integrate RTL, transactors, protocol models, software, and test infrastructure to enable meaningful hardware-software co-simulation.
- Enable verification teams to stress-test designs with scalable, repeatable emulation workflows.
- Develop reusable models, utilities, and debug methodologies that accelerate pre-silicon validation.
- Protocol and SoC Verification
- Verify hardware-software interfaces and system behaviors in partnership with logic designers, firmware engineers, and verification teams.
- Exercise and debug PCI Express Gen 3 and above, Ethernet, DDR, NVMe, SPI, I2C/I3C, and similar interfaces.
- Analyze protocol behavior, functional coverage, performance, and corner cases across complex server, storage, and networking systems.
- Translate system requirements into practical emulation scenarios, tests, checkers, and measurable verification goals.
- Debug and Technical Leadership
- Debug design, environment, transactor, software, and test-code issues across the emulation stack.
- Identify software and hardware co-simulation limitations and apply effective isolation and debug techniques.
- Partner with cross-functional teams to prioritize a dynamic workload, resolve issues quickly, and drive risks to closure.
- Provide technical leadership, communicate clearly, and operate effectively with minimal guidance and supervision.
Basic Qualifications
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
- 8–12 years of experience supporting or developing complex SoC or silicon products for server, storage, or networking applications.
- Experience working with logic designers to architect, specify, and verify hardware-software interfaces on complex SoCs.
- Working knowledge of PCI Express Gen 3 or later, CXL, UALink, Ethernet, DDR, NVMe, SPI, I2C/I3C, or similar communication protocols.
- High proficiency in SystemVerilog and hardware verification environments.
- Experience understanding software and hardware co-simulation limitations and applying effective debug methods.
- Programming and scripting experience in Python, Perl, C, or similar languages.
- Professional, entrepreneurial, and open-minded approach with a can-do attitude, strong prioritization skills, and a customer-focused mindset.
- Authorized to work in the United States and available to start immediately.
Preferred Qualifications
- Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
- Hands-on experience with Palladium, Zebu, Veloce, HAPS, FPGA prototyping, or similar emulation and prototyping technologies.
- Experience developing models for emulation and prototyping and working in non-UVM verification environments.
- Experience building protocol transactors, behavioral models, software drivers, or system-level validation infrastructure.
- Based in the San Jose area or open to relocation; comfortable working fully in person.
Salary range is $207,000 to $230,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Benefits
- bonus
About this role
Astera Labs is building connectivity infrastructure for AI systems, and this role sits at the heart of validating that technology before it reaches production. As Principal Emulation Engineer, you'll design and operate the emulation environments that let verification teams stress-test complex ASICs and SoCs—catching design flaws, protocol issues, and hardware-software interactions early. You'll work across RTL, transactors, firmware, and systems code, partnering with design and verification teams to model real-world behavior, exercise high-speed protocols like PCIe Gen 3+, Ethernet, and CXL, and isolate problems that span the entire stack. This is hands-on technical leadership: you'll debug at multiple levels, develop reusable methodologies and models, and drive risk closure as products move toward silicon.
The role demands 8–12 years of experience building or supporting complex SoCs in server, storage, or networking environments, with strong SystemVerilog and hardware verification skills. You'll need working knowledge of modern communication protocols, fluency in scripting languages like Python or Perl, and the ability to navigate both emulation platforms (Palladium, Zebu, Veloce, or FPGA-based) and the gaps between hardware and software simulation. This is not a junior position—you're expected to operate with minimal supervision, communicate clearly across disciplines, and turn difficult debug problems into actionable fixes.
The position is full-time, in-office in San Jose, with a salary range of $207,000–$230,000 depending on experience. It suits someone with deep silicon validation expertise who thrives in a fast-moving infrastructure company and is ready to work fully on-site.
How this employer is doing
average
- H1B: Sponsors Visas
- Sponsors Visas
This role's local market on JobMinglr
Pay for this role
$207,000 to $230,000 per year
That is the employer's posted range, and where you land in it is usually decided in one conversation. Before that conversation, run the numbers: analyze an offer for this role.
Before you apply, worth reading
How JobMinglr reads this job
Every listing here is scored against your profile before you apply: skills overlap, experience level, location and work arrangement, each weighted and explained. You see the score and the reasons, not just a list. How the matching works.