TOP Design Verification Engineer Intern
SK hynix memory solutions America Inc.
Applying takes a free account: you'll come right back to this job to finish with your profile.
Need a reasonable accommodation to apply or interview? Contact us.
JobMinglr uses automated technology to recommend jobs based on profile information and job preferences. Match Score does not determine eligibility for a position, prevent a user from viewing or applying to a job, or make hiring decisions on behalf of an employer.
Description
About the Company:
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
Internship Duration: 6 months
Hours: 40 hours per week
Start Date: Immediately (September 2026 /October 2026)
Location: San Jose
Responsibility :
- Study the Microarchitecture of the Design (SOC TOP) and list the Verification Requirements
- for testing.
- Modify the Test Bench for the SOC TOP level testing.
- Create/Modify Tests Cases to test the functionalities of the SOC.
- Debug & identify the issue & file bug reports to Designer.
- Testing to meet the Coverages (Functional, Toggle) criteria.
Minimum requirements :
- A Bachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) or a related field is required.
- Digital IC Design & Verification experiences.
- Work in Windows and Linux environment.
- Python or Perl scripting experience.
- Experience in System Verilog, UVM, C/Assembly coding
- Experience in Perforce and Confluence.
- Familiarity with UCIe, CPU architecture, NAND protocols, and AI productivity tools is a plus.
COMPENSATION: $35/hr - $45/hr
Pay for this role
The employer didn't post a pay range for this role. That usually means pay is set in negotiation, which favors whoever arrives with numbers. Check ranges on comparable TOP Design Verification Engineer Intern postings in San Jose, and analyze any offer before you accept it.
Before you apply, worth reading
How JobMinglr reads this job
Every listing here is scored against your profile before you apply: skills overlap, experience level, location and work arrangement, each weighted and explained. You see the score and the reasons, not just a list. How the matching works.