ECC Design Engineering Intern
SK hynix memory solutions America Inc.
Applying takes a free account: you'll come right back to this job to finish with your profile.
Need a reasonable accommodation to apply or interview? Contact us.
JobMinglr uses automated technology to recommend jobs based on profile information and job preferences. Match Score does not determine eligibility for a position, prevent a user from viewing or applying to a job, or make hiring decisions on behalf of an employer.
Description
About the Company:
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
Internship Duration: 6 months
Hours: 40 hours per week
Start Date: Immediately (September 2026 /October 2026)
Location: San Jose
About The Role
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to SK Start-of-Art ECC (Error Correction Coding) IPs, which is the most critical part in ESSD.
Responsibilities
- Perform work on running FPGA System and collecting data for performance
- Perform design database management in GIT
- Should be able to code RTL logic with Verilog syntax.
- Should be able to run simulation using Synopsys VCS.
- Should be able to debug simulation environment; compilation failure, simulation hang, simulation functional failure, etc.
- Should be able to communicate with designers, verification engineers, and other team for the correct solution.
Minimum Qualifications
- Lab skill on windows software and hardware, and FPGA system.
- BS/MS degree (completed or in progress) in Electrical Engineering, Computer Engineering, or a related field.
- Must have proficiency in Verilog, SystemVerilog programming language.
- Must have good communication within co-working environments.
- Must have good work ethic, i.e. punctual on deadline, trustworthy commitment on assignment.
- Must be available to work 40 hours per week, Monday – Friday.
- 100% onsite commitment for a 6-month duration.
Preferred Qualifications:
- Have a mindset on problem solving.
- Understand ASIC/FPGA workflow from concept to real silicon
- Scripting language skills such as Python, Perl, Tcl, etc.
- Experience in LDPC or Algebra code (BCH/RS) is a plus
COMPENSATION: $35/hr - $45/hr
Pay for this role
The employer didn't post a pay range for this role. That usually means pay is set in negotiation, which favors whoever arrives with numbers. Check ranges on comparable ECC Design Engineering Intern postings in San Jose, and analyze any offer before you accept it.
Before you apply, worth reading
How JobMinglr reads this job
Every listing here is scored against your profile before you apply: skills overlap, experience level, location and work arrangement, each weighted and explained. You see the score and the reasons, not just a list. How the matching works.