Skip to main content
← Back to search
R

Member of Technical Staff — Inference-Multi-Hardware

RadixArk

Salary undisclosed

Palo Alto, CAOn-siteExpert

Need a reasonable accommodation to apply or interview? Contact us.

JobMinglr uses automated technology to recommend jobs based on profile information and job preferences. Match Score does not determine eligibility for a position, prevent a user from viewing or applying to a job, or make hiring decisions on behalf of an employer.

Description

About the Role

RadixArk is seeking a Member of Technical Staff - Inference-Multi-Hardware to push the limits of performance for frontier AI systems.

Most performance engineering assumes a single vendor's stack. This role assumes none. You'll bring up, optimize, and maintain SGLang, Miles, and the RadixArk infrastructure stack across NVIDIA and AMD GPUs, Google TPUs, modern server CPUs, and a growing set of emerging AI accelerators. That means porting kernels and runtimes onto unfamiliar hardware, designing the abstractions that keep one codebase fast on all of it. You will be working directly with silicon and our partners, often on pre-release platforms with immature tooling.

This is one of the broadest technical roles at RadixArk. The problem changes shape with every new platform: a memory hierarchy that punishes your last set of assumptions, a compiler that fuses differently, a collective library that doesn't exist yet. We're looking for engineers who find that appealing rather than exhausting, and who can go deep on a new architecture fast without losing the performance instincts they built on the last one.

Requirements

  • 4+ years of experience in systems, performance, or ML infrastructure engineering
  • Deep expertise in at least one accelerator programming model (CUDA, ROCm/HIP, Pallas/XLA, Triton, or a vendor SDK), with demonstrated ability to pick up new ones quickly.
  • Strong understanding of accelerator architecture: memory hierarchy, bandwidth limits, occupancy, and the tradeoffs between them
  • Experience writing or optimizing high-performance kernels for ML workloads
  • Experience with distributed execution and communication libraries (NCCL, RCCL, MPI, or equivalents)
  • Proficiency in C++ and Python
  • Strong debugging and profiling skills at the system level, including on platforms where the tooling is incomplete or unreliable
  • Track record of performance work that shipped into production

Strong Plus

  • Experience bringing up ML workloads on new silicon.
  • Hands-on depth in more than one vendor ecosystem
  • Experience with compiler stacks (XLA, MLIR, TVM, Triton) or building compiler passes and IR transformations
  • Experience designing hardware abstraction layers or portable kernel interfaces
  • Quantization and mixed-precision work across differing numeric formats and hardware support levels
  • Experience with distributed inference systems (SGLang, vLLM) or training/RL frameworks (Miles, Megatron, veRL, TorchTitan)
  • CPU inference optimization (AVX-512/AMX, oneDNN, NUMA-aware execution)
  • Experience optimizing collective communication at scale, or scaling workloads to 1000+ accelerators
  • Contributions to kernel, compiler, or ML systems open source
  • Direct collaboration with silicon vendors or cloud partners on technical evaluations
  • Background in HPC or other performance-critical systems

Responsibilities

  • Bring up RadixArk's inference and training systems on new accelerator platforms and drive them to competitive performance
  • Design hardware abstractions that let a single codebase stay fast across vendors without forking
  • Port and optimize kernels across programming models and memory architectures
  • Build cross-platform benchmarking, profiling, and regression detection so performance claims hold up on every target
  • Debug numerical divergence and correctness gaps between platforms
  • Work with vendor engineering teams on pre-release hardware, compiler and driver issues, and roadmap feedback
  • Partner with kernel, runtime, distributed systems, and product engineers to land performance wins end to end
  • Serve as the internal source of truth on what each platform is actually good at
  • Contribute hardware-specific optimizations, benchmarks, and portability work back to open-source SGLang and Miles

About RadixArk

RadixArk is an infrastructure-first company built by engineers who've shipped production AI systems, created SGLang (30K+ GitHub stars, the fastest open LLM serving engine), and developed Miles (our large-scale RL framework). We're on a mission to democratize frontier-level AI infrastructure by building world-class open systems for inference and training. Our team has optimized kernels serving billions of tokens daily, designed distributed training systems coordinating 10,000+ GPUs, and contributed to infrastructure that powers leading AI companies and research labs. We're backed by well-known infrastructure investors and partner with Nvidia, Google, and frontier AI labs. Join us in building infrastructure that gives real leverage back to the AI community.

Compensation

Depending on background, skills, and experience, the expected annual salary range for this position is $200,000 - $400,000 USD + equity.

Equal Opportunity

RadixArk is an Equal Opportunity Employer and is proud to offer equal employment opportunity to everyone regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity, veteran status, and more.

About this role

RadixArk is building inference and training systems that run fast across fundamentally different hardware—NVIDIA and AMD GPUs, Google TPUs, CPUs, and emerging accelerators—without sacrificing performance or maintaining separate codebases. As a Member of Technical Staff in this role, you'd own the technical work of bringing up and optimizing the company's stack on new silicon, often working with pre-release platforms where tooling is incomplete and assumptions from your last architecture don't transfer. This means porting kernels across programming models, designing the hardware abstractions that keep performance portable, and debugging the numerical and performance gaps that inevitably surface when moving between vendors.

You'd need at least four years in systems, performance, or ML infrastructure work, deep hands-on expertise in at least one accelerator programming model (CUDA, ROCm, Pallas, Triton, or equivalent), and the ability to pick up new ones quickly. Strong fundamentals in accelerator architecture, high-performance kernel optimization, distributed communication libraries, and system-level debugging are essential. C++ and Python proficiency and a track record of shipping performance work into production are table stakes.

This role suits engineers who thrive on architectural variety and find it energizing rather than draining to rebuild performance intuition on unfamiliar hardware. Experience across multiple vendor ecosystems, compiler stacks, distributed inference systems like SGLang, or HPC backgrounds would be valuable. You'd work directly with vendor teams, collaborate across RadixArk's kernel and runtime engineers, and contribute optimizations back to open-source projects. The salary range is $200,000–$400,000 USD plus equity, and the position is in-office in Palo Alto.

How this employer is doing

average

  • Sponsors Visas

This role's local market on JobMinglr

Pay for this role

The employer didn't post a pay range for this role. That usually means pay is set in negotiation, which favors whoever arrives with numbers. Check ranges on comparable Member of Technical Staff — Inference-Multi-Hardware postings in Palo Alto, and analyze any offer before you accept it.

How JobMinglr reads this job

Every listing here is scored against your profile before you apply: skills overlap, experience level, location and work arrangement, each weighted and explained. You see the score and the reasons, not just a list. How the matching works.