Skip to main content
← Back to search
II

Sr. Staff/Staff Engineer, Digital Design

InnoPhase IoT

Salary undisclosed

San Diego, CA or San Jose, CAOn-siteExpert

Need a reasonable accommodation to apply or interview? Contact us.

JobMinglr uses automated technology to recommend jobs based on profile information and job preferences. Match Score does not determine eligibility for a position, prevent a user from viewing or applying to a job, or make hiring decisions on behalf of an employer.

Description

About InnoPhase IoT

If you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating successes, if you have enthusiasm for big technology in a small company, if your goals are to learn and experience different aspects of work--not just singing the same song every day, you’ll find your playground at Innophase IoT.

We are looking for people seeking AWESOMENESS! If you’re good at what you do, you can work anywhere. If you’re the best at what you do, come work at Innophase IoT!

As a Sr. Staff/Staff Digital Design Engineer, you will be working with a team of design engineers to develop novel SoC products for connectivity and communication. You will also be a key contributor to product definition and resulting detailed device performance and functional requirements specifications. In addition to delivering high quality digital solutions, the team supports other disciplines with work product such as Verilog stimulus files, test benches for device bring up/characterization, test vectors for product manufacturing.

Key Responsibilities

  • Contribute to SoC architecture development for high-performance low-power IoT devices
  • Employ skills in SystemVerilog, Python, Tcl, UPF to bring designs from concept through architecture to silicon and, finally, high-volume production
  • Work cross-functionally with Systems/RF/software/firmware/verification/validation/operations teams
  • Support schedule and resource planning to deliver products to market on time
  • Help to define digital/system design and implementation methodologies and test strategies and flows

Job Requirements

  • Theoretical and practical knowledge of SoC architectures employing embedded processors
  • Familiarity with common bus architectures like AXI/AHB/APB/OBI
  • Deep RTL design knowledge (SystemVerilog)
  • Experience with multi-clock and multi-power domain systems and strategies to control and minimize power consumption
  • Understanding of timing constraints, static timing analysis and timing closure
  • Experience with Arm TrustZone, device lifecycle states, Secure Boot, and PSA Certified Level 2+ security.
  • MS/PhD EE/CS preferred 

Desirable Skills

  • You have an engineering mindset, and you believe that communication is key to growing a team stronger
  • Able to work effectively with incomplete or changing requirements

 

It is key to unleash the potential in every employee, every team, every leader, and the company herself. We know employees perform best when motivated, appreciated and recognized, and can be themselves. We are committed to building a culture where every voice can be heard, everyone has room for growth and can make meaningful contributions. At the end of the day, we want success not just for the company, but also for everyone who believes in the company, the vision, and the future.

 

About this role

InnoPhase IoT is seeking a Sr. Staff or Staff Digital Design Engineer to lead the development of system-on-chip products for IoT connectivity applications. You'll own significant portions of the SoC architecture, moving designs from concept through to silicon and production, while working across systems, RF, software, firmware, verification, and operations teams. The role demands deep expertise in RTL design using SystemVerilog, along with proficiency in Python, Tcl, and UPF for power management. You'll also contribute to product specifications, test strategies, and manufacturing test vectors.

This position requires solid theoretical and practical knowledge of embedded processor architectures, common bus standards (AXI, AHB, APB, OBI), and multi-clock/multi-power domain design. You should have hands-on experience with timing analysis and closure, and be well-versed in Arm TrustZone, secure boot flows, and PSA Certified security standards. An MS or PhD in EE or CS is preferred. Beyond technical chops, the role values clear communication, the ability to adapt to shifting requirements, and a collaborative mindset—this is a small company where you'll see the direct impact of your work and grow across multiple engineering disciplines rather than staying siloed in one area.

How this employer is doing

average

  • H1B: Sponsors Visas
  • Sponsors Visas

This role's local market on JobMinglr

Pay for this role

The employer didn't post a pay range for this role. That usually means pay is set in negotiation, which favors whoever arrives with numbers. Check ranges on comparable Sr. Staff/Staff Engineer, Digital Design postings in San Diego, and analyze any offer before you accept it.

How JobMinglr reads this job

Every listing here is scored against your profile before you apply: skills overlap, experience level, location and work arrangement, each weighted and explained. You see the score and the reasons, not just a list. How the matching works.